




programmable clock divider 94







TX parallel data 48




Figure 11